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ABSTRACT 
 
The GPS-aided MEMS-based inertial navigation system is a topic of current 
interest by many researches. The performance of such systems relies on not 
only  the  quality  of  the  MEMS  inertial  sensors,  or  the  quality  of  GPS 
measurements  and  the  geometry  of  the  satellite  constellation,  but  also 
implementation  of  time  synchronisation  of  GPS  and  INS  sensors  on  the 
integration  platforms.  The  pseudolite-based  transceiver  positioning 
technology known as Locata can potentially fill in the gaps in availability in 
difficult GPS environments or even GPS outages. Therefore integration of 
GPS,  Locata  and  INS  provides  an  attractive  solution  to  realise  an  ideal 
seamless navigation system. In this paper, a microcontroller-aided PC104 
platform  for  multisensor  integration  is  implemented.  The  time 
synchronisation is designed in both analogue and digital domains to flexibly 
meet different accuracy requirements. In a 24-hour test, the platform has 
demonstrated a time synchronisation accuracy of 1ms without any data loss. 
This time synchronisation accuracy can satisfy the accuracy requirement of a 
MEMS-based integrated system for  many applications. However, when a 
higher accuracy is required, the analogue-domain time synchronisation mode 
must  be  used.  This  paper  addresses  the  system  implementation  aspects 
including hardware and software, as well as presenting an evaluation of its 
time synchronisation performance. 
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1. INTRODUCTION 
 
Inertial Navigation System (INS) and Global Positioning System (GPS) technologies have 
been widely used in a variety of positioning and navigation applications. Integration of GPS 
and INS can overcome the drawbacks of the individual systems, and hence can improve the 
overall performance. Over the past decade micro-electro-mechanical system (MEMS) devices 
have experienced rapid improvements in terms of precision, robustness, size, high dynamic 
response, and price. These features make integration of GPS and MEMS-based  INS very 
attractive  for  many  navigation  applications,  for  example  land  vehicle,  unmanned  aerial 
vehicle (UAV) etc navigation applications. When GPS signals are available, the performance 
of  GPS/MEMS-INS  relies  almost  entirely  on  the  quality  of  GPS  measurements  and  the 
geometry of the satellite constellation – the INS provides additional orientation information. 
The accuracy of satellite-based positioning systems is limited by factors such as insufficient 
number  of  satellites  and  atmosphere  delay  errors.  The  situation  becomes  worse  in  harsh 
operational circumstances such as urban canyons where GPS availability is reduced. Hence 
the integration of GPS/INS with other technologies needs to be considered (e.g. Li et al, 2008; 
Xu et al, 2008). 
 
Due to the short term accuracy of MEMS-INS, a GPS/MEMS-INS integrated system cannot 
maintain its accuracy during GPS outage, even lasting several seconds. To deal with this 
problem  a  GPS/Locata/INS  integrated  system  is  under  development  in  the  Satellite 
Navigation  and  Positioning  Laboratory  (SNAP  Lab),  within  the  School  of  Surveying  and 
Spatial  Information  System,  at  the  University  of  New  South  Wales  (Li  &  Rizos,  2009). 
Locata technology solutions allow deployment of a network of terrestrially-based transceivers, 
which  transmit  extremely  precise  ranging  signals.  From  a  functional  point  of  view,  the 
LocataNet transmits signals on the same principles  as the GPS, but on ground. (Barnes et al, 
2005).  LocataLites  can  augment  the  GPS/MEMS-INS  integration  system,  especially  in 
difficult GPS environments (Barnes et al, 2006; Li & Rizos, 2009). Accurate position and 
attitude  information  can  be  obtained  from  GPS/Locata/MEMS-INS  integration  for  a  wide 
range  of  operational  scenarios.  In  this  paper,  a  microcontroller-aided  PC104  platform  for 
multisensor integration is implemented, which is designed in a configuration of master/slave 
CPUs. The integrated navigation task is performed on the master CPU, and the other tasks on 
the slave CPU (Xu et al, 2005). When GPS measurement quality degrades or there are signal 
outages, the Locata is used to aid MEMS-INS. Furthermore, an Analog to Digital Converter 
(ADC) module is designed as a redundant serial data receiving module as well, so that the 
platform is capable of collecting MEMS data in both analogue and digital forms. When high 
time-sync accuracy is required among the data streams deriving from multisensors, the ADC 
convertor module is used to collect the analogue output of the MEMS, and samples of the 
analogue signals are time-synchronised with the PPS pulses from the GPS receiver. In an 
application which requires lower time-sync accuracy, or only digital output from the MEMS-
INS is available, the serial data communication module is directly used to receive the digital 
output. The time synchronisation is then implemented in the digital domain.  
 
Some experiments have been conducted to evaluate the calibration of the ADC, the stability 
of serial communications and the accuracy of time synchronisation of the multisensors. The 
platform can achieve a time synchronisation accuracy of 1ms without any data loss over a 24 
hour continuous test. This can satisfy the accuracy requirement of a MEMS-based integrated 
system for many applications. 
 
  
 
 
2. HARDWARE DESIGN OF PLATFORM 
 
The platform of the integrated system consists of the PC104 CPU module, an ADC module, 
and  a  microcontroller-embedded  serial  port  communication  module.  The  proposed  triple-
integration system consists of a NovAtel OEM4 GPS receiver, a Locata receiver, and a 3DM-
GX1 (operating as an MEMS-INS). An ADC module (DM6430 from RTD) is used to sample 
and convert the analogue output of the MEMS-INS. The serial data streams from the ADC 
module as well as from the GPS and the Locata are transferred to the external terminals of a 
four-serial-port chip 16C554. The 16C554 is a combination of four 16C550 single serial port 
chips, with the characteristics of interrupt capability and programmability by configuration of 
16 special function hardware registers. In the proposed prototype system, the 16C554 is used 
as the extended serial ports of the dual-CPU platform to achieve high speed communications. 
Three ports of the 16C554 are allocated to the I/O ports of the GPS receiver module, the 
Locata receiver module and the ADC module. The fourth port is linked to the serial port of 
the 3DM-GX1, to issue device control commands.  
 
Furthermore,  a  dual-port  RAM  IDT7130  is  designed  for  data  buffering  between  the 
microcontroller and the PC104. The IDT7130 is a high-speed (20ns) 1K x 8 dual-port static 
RAM. It provides two independent ports with separate control, address, and I/O pins that 
permit independent asynchronous access to read/write of any address of the memory (data 
sheet  of  the  IDT7130).  The  on-chip  double-side  interrupts  logic  in  the  dual-port  RAM 
implements the high speed parallel communication in the interrupt mode between the master 
and slave CPUs. The on-chip port busy arbitration logic can avoid conflict when accessing the 
same memory on both sides. 
 
A  Complex  Programmable  Logic  Device  (CPLD)  is  utilised  in  this  design.  The  CPLD 
technology  can  significantly  shorten  the  R&D  effort  as  its  reprogrammable  hardware 
configuration is a system design methodology of lower risk which can reduce the size of the 
circuit diagram (Zeidman, 2002). In our system as shown in CPLD (I), (II) and (III) modules 
in Figure 1, the CPLD performs functions such as: (1) enabling reading from/writing to the 
I/O  ports  and  registers  of  the  PC104  bus;  (2)  enabling  the  data  bus  and  controlling  the 
direction  of  transmission;  (3)  encoding  the  address  lines  of  the  microcontroller;  and  (4) 
increasing interrupt sources of the microcontroller. This design is developed by using the 
MAXPLUS II firmware and implemented in a piece of CPLD MAX7128SC chip, as indicated 
in Table 1. 
 
Table 1: Some specifications of the platform components. 
 
CPU  PC104: RTD CME136686LX 
microcontroller: 78E52 
Interface  Dual-port RAM: IDT7130 
4 serial port chip: 16C554 
CPLD  MAX7128SC 
Software  Borland C, microcontroller C, 
MAXPLUS II 
 
  
 
 
 
 
Figure 1:  The hardware block diagram of the platform. 
 
 
2.1 Design of Master/Slave CPUs architecture 
 
The  dual-CPU  design  is  adopted  for  the  prototype  system.  The  navigation  computer  is 
implemented  by  the  PC104  CPU  module,  which  is  a  complete  PC-compatible  embedded 
single-board computer, provided with floating-point calculation capability, and equipped with 
Pentium  dual-core  CPU,  within  a  small  self-stacking  structure  (96mm×90mm)  that  has 
comprehensive I/O interfaces. 
 
The  PC104  is  designed  in  a  configuration  such  that  the  master  CPU  functions  as  the 
navigation computer to perform the navigation computation, and the microcontroller as the 
slave CPU to execute time-sync data logging. The microcontroller is the core of the serial- 
port communication module, which performs the tasks: (1) communications, including the 
data acquisition from sensors and issue of control commands to sensors, and (2) the time-
tagging of the data from the three sensors. 
 
 
2.2 CPLD-based multi-interrupt management scheme 
 
In Figure 1, when a data byte is received from either of the four ports of the 16C554 or a PPS 
pulse arrives, an interrupt is generated on the INT1 port of the microcontroller. However, it is 
difficult for the system to determine which port issues this interrupt. To solve this problem, a 
CPLD-based  multi-interrupt  management  scheme  is  implemented  in  the  serial  port 
communication module (Xu et al, 2005). The four interrupts of the 16C554 (INTA, INTB, 
INTC and INTD) and the interrupt of the PPS are introduced in a NOR digital gate circuit, of 
which  the  output  is  linked  with  the  INT1  port  of  the  microcontroller.  Meanwhile,  the 
interrupts are also linked to five pins of the I/O port (P1) of the microcontroller. With this 
design, the INT1 can respond to any interrupts from the 16C554 and the PPS pulses. In the 
interrupt  service  programs,  the  pin  number  of  the  I/O  port  of  the  microcontroller  can  be  
 
 
matched with the particular interrupt.  
 
 
2.3 Design of the time-sync solution 
 
Time  synchronisation  is  crucial  to  implement  multisensor  fusion.  In  principle  there  are 
hardware- and/or software-based methods for multisensor time synchronisation. Most of the 
methods proposed are typically for high precision INSs. A time synchronisation method for 
the GPS/Locata/MEMS-INS integrated system is discussed here, which consists of the time-
sync sampling of the analogue output of MEMS-INS and a time-sync data logging device. 
 
 
2.3.1 Time synchronised sampling of the analogue output of MEMS-INS  
 
The RTD DM6430 ADC provides many flexible conversion and trigger modes (data sheet of 
the DM6430). In this system the modes for external trigger and multiple conversions are used. 
As depicted in Figure 2, when a PPS pulse occurs, the inner pacer clock auto-runs. The period 
of the pacer clock is initialised as 1ms - which can be set to a higher precision depending on 
the requirement of the application. The maximum rate supported by the module is 100 kHz.  
 
 
 
 
Figure 2:  Sequential logic diagram of multiple conversions. 
 
 
Sampling is continuously performed at the pacer clock rate and time synchronised with pacer 
clock, without intervention from the master CPU. AD conversions are typically performed in 
10 microseconds. When the next PPS arrives, the pacer clock is reset to zero and immediately 
auto-runs again. The PPS is directly utilised to synchronise the pacer clock counter, which is 
in charge of the AD sampling of the MEMS-INS. Therefore the time delay of AD conversion 
and  the  serial  transmission  of  the  converted  digital  values  will  not  affect  the  time 
synchronisation between the original MEMS-INS analogue values and GPS data. As a result, 
the converted digital values remain time synchronised with GPS data. 
 
 
2.3.2 Design of time-sync data logging device 
 
The data logging device is implemented in the serial communication module based on the 
PC104 bus, which is well-suited for the stack structure of the integrated system. The 16C554 
output 8-bit parallel data streams, which are derived from the GPS, Locata and MEMS-INS. 
As shown in Figure 1, the output of the 16C554 is connected with the parallel I/O port of the 
microcontroller. When a serial data stream is received by the 16C554, an interrupt at the INT1 
port is generated to notify the microcontroller. Similarly, the INT1 port generates an interrupt  
 
 
when a PPS pulse arrives. 
 
Time  synchronisation  is  achieved  by  utilising  a  free-running  inner  counter  in  the 
microcontroller to time (counter)-stamp the incoming data streams and the PPS pulses. Data 
streams from the GPS, Locata and MEMS-INS are tagged with their count values when they 
arrive at the device. The PPS is also tagged with its count value. These count values are 
appended to the incoming data (Li et al, 2008). Under the control of the microcontroller, the 
data is sent from 16C554 to the one-side data buffer in the dual-port RAM. The GPS, Locata 
and MEMS-INS data, as well as counter tags of the PPS pulses, are deposited in different 
sections of the buffer. Utilising the double-side interrupt logic of dual-port RAM (data sheet 
of the IDT7130), an interrupt is generated at the INT port on the PC104 bus to notify the 
master  CPU  to  read  the  data  from  the  another-side  data  buffer  in  the  dual-port  RAM. 
Similarly, the INT2 port of the microcontroller responds to the interrupt when receiving data 
from the master CPU. 
 
 
3. SOFTWARE DESIGN 
 
The software mainly consists of the initialisation modules of the 16C554 and microcontroller, 
the  service  module  of  the  instructions  sent  from  the  master  CPU,  the  interrupt  service 
modules and the data logging module. 
 
 
  
 
 
 
Figure 3:  Block diagram of the software system. 
 
 
3.1 The initialisation modules  
 
The initialisation modules are responsible for configuration of the baud rate, the FIFO mode, 
the  serial  transmission  format,  the  handshake  signals  of  the  16C554,  the  ADC,  the  inner 
counter, the interrupt styles and priority. 
 
 
3.2 The instructions service module  
 
The instructions from the master CPU are issued by the microcontroller to external sensors, 
timing-triggered by the inner counter of the microcontroller. The instructions include the 1Hz 
GPS/Locata  data  receiving  commands,  the  100Hz  MEMS-INS  analogue  data  output 
command, the MEMS-INS test/calibration commands and device control commands. 
 
 
3.3 The interrupts service modules 
 
There are two interrupt sources allocated for the master CPU and the 16C554/PPS. The first 
one is triggered by the double-side interrupt logic of the Dual-RAM. A special flag bit is 
allocated in the data buffer, to determine the destination of the command issuing. The second 
one refers to the management scheme of multi-interrupt sources. When the interrupt occurs, 
the  parallel  I/O  port  of  the  microcontroller  is  queried  so  as  to  identify  the  origin  of  the 
received data. 
 
 
3.4 The data logging module 
 
The data streams from external sensors are time-tagged and then stacked in the dual-RAM. 
The count value associated with each PPS provides a time reference, as the PPS is aligned to 
the GPS second. The time fields in the GPS messages can be used to create an absolute time 
associated with GPS Time. The absolute or relative time can be calculated from the count 
values associated with the Locata data stream. The GPS time plus the offset of the pacer clock 
value is used to time-tag the MEMS-INS data stream. The time-aligned data are fed into the 
integration Kalman filter. The block diagram of the software is illustrated in Figure 3. 
 
 
4. TEST 
 
Static  tests  have  been  conducted  in  the  laboratory,  shown  in  Figure  4.  The  tests  have 
concentrated on the calibration of the ADC module, determination of the time-sync accuracy 
and the frame-lost rate of the serial communication. The calibration of the ADC module is 
implemented by using a diagnostics program, and adjusting trimpots of both the offset, and 
the gain. As the first step is to evaluate the time-sync accuracy, the accuracy of the pacer 
clock is tested to evaluate the time-sync accuracy between the sampling clock and the PPS. At 
the second step, the effect of the time delay on the time-sync accuracy is evaluated under AD 
sampling and conversion. In the last step, the frame-lost rate is monitored to evaluate the 
stability of serial communication.  
 
 
 
 
 
 
Figure 4:  The devices used in the tests.  
 
 
4.1 Test of the accuracy of the pacer clock 
 
A test was conducted to evaluate of the accuracy of the pacer clock. As mentioned above, the 
1ms-period pacer clock in the ADC module auto-runs when a PPS pulse arrives. The period 
of the pacer clock is initialised as 1ms. The pacer clock is reset when it counts to 1000. Figure 
5 shows the result of the test.  
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Figure 5:  The test for the accuracy of the pacer clock. 
 
During the period 552635s to 553634s there were 1000 PPS pulses, and the values of the 
pacer clock are captured before it is reset. It can be seen that the values remain constant at a 
value of 1000, which implies that the pacer clock is reset correctly when its counts reach 1000. 
the maximum time delay is close to 1 count, which is equal to a 1-ms delay, which means that 
Platform 
OEM4 
3DM-GX1  
 
 
the clock nearly counts 1001 by the time the PPS pulse arrives. 
 
 
4.2 Test of periodic constant analogue outputs 
 
As a result of the analogue constant voltages output by the MEMS in the calibration process, 
a  test  method  was  developed  to  evaluate  the  time-sync  accuracy.  When  the  inner  clock 
counter reads either 999, or 1000, or 1001, the full-extent analogue constant voltages are 
required to output artificially instantaneous angular rate and acceleration instead of the real 
IMU outputs. When a PPS arrives, the inner clock counter will be reset immediately. So the 
collected digital constant values (converted from analogue constant voltages) every second 
can be used to scale the time-sync accuracy. The possible number must be either 0, 1, 2, or 3, 
which means the calculating time of the inner clock lies in a range of either smaller than 
0.999s, between 0.999s and 1s, between 1s and 1.001s, or greater than 1.001s, respectively. 
Furthermore, when the number is 0 or 3, the time-sync accuracy is greater 1ms, while when 
the number is 1 or 2, the accuracy is less than 1ms. Some experimental results have been 
conducted, and the time-sync accuracy was found to still be below 1ms. 
 
 
4.3 Test of frame-lost rate 
 
To test the stability of the serial communication, a 24-hour test was conducted. The platform 
continuously collected the serial data streams from the GPS receiver and the MEMS-INS. The 
specifications of the test are listed in Table 2. An inner counter of the PC104 CPU module 
was utilised to compute the total number of received frames from the GPS receiver and the 
MEMS-INS. No frame lost was found in the test. 
 
Table 2: Specifications of the test. 
 
  Data from GPS  Data from MEMS-INS 
Data sending period  1 Hz  100 Hz 
Baud rate  115200 bps  38400 bps 
Duration  24 Hours  24 Hours 
 
 
 
5. CONCLUDING REMARKS 
 
The PC104-based platform for multisensor integration has been developed with the aid of the 
ADC  module.  The  microcontroller-embedded  serial  communication  module  has  been 
implemented as well. The platform can achieve a time synchronisation accuracy of 1ms and 
zero frame-lost rate. The accuracy level can be set higher, depending on the application’s 
requirements. The current setting of 1ms level can satisfy the requirement of MEMS-based 
integrated systems for many applications. The advantage of the platform is that it can perform 
the time synchronisation flexibly in both analogue and digital domains. The implementation 
of the scheme of master/slave CPU enables the slave CPU to execute all other tasks except 
integration navigation computing, which are carried out by the master CPU. Further work on 
the real-time integration data processing algorithm is being conducted. The proposed platform 
will be used to implement a GPS/MEMS-INS/Locata triple-integrated navigation system for 
land vehicle application in SNAP lab. 
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